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Abstract
An n-channel accumulation-type field effect transistor (FET) has been fabricated utilizing a
KTaO3 single crystal as an active element and a sputtered amorphous Al2O3 film as a gate insulator.
The device demonstrated an ON/OFF ratio of 104 and a field effect mobility of 0.4 cm2/Vs at room
temperature, both of which are much better than those of the SrTiO3 FETs reported previously.
The field effect mobility was almost temperature independent down to 200K. Our results indicate
that the Al2O3/KTaO3 interface is worthy of further investigations as an alternative system of
future oxide electronics.
PACS numbers: 85.30.Tv, 71.30.+h, 72.80.Ga, 73.40.Qv
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Solid state devices based on transition metal oxides (TMO), especially with perovskite
related structure, are very promising candidates for the next generation electronics due to
their rich variety of functions such as superconductivity, ferroelectricity, and colossal magne-
toresistance. Among those devices, the field effect transistor (FET) is the most fundamental
one, and thus the fabrication of FETs using perovskite-related oxides for conducting chan-
nels is a first step in a large movement towards oxide electronics. Nevertheless, only a small
number of perovskite FETs with relatively low mobilities have been reported so far.1,2,3,4 In
this letter, we explore a new perovskite-FET with higher mobility characteristics.
The key component of our new device is KTaO3, an n-type semiconductor with a band gap
of 3.8 eV, which, in single crystalline form, exhibits a relatively higher mobility of 30 cm2/Vs
at room temperature than other perovskites. This originates in the broad conduction band
consisting of Ta 5d.5 Moreover, KTaO3 is commonly used as a substrate for oxide thin film
growth,6,7,8 and as such, surface treatments of the KTaO3 single-crystal substrate has been
extensively studied in the past. Therefore, once we fabricate an FET on KTaO3, we can
expect to apply the method to a number of other functional oxides integrated on top of
KTaO3.
Recently, we have succeeded in fabricating FET devices on the (001) surface of SrTiO3 sin-
gle crystals, and have demonstrated a clear n-channel action.4 The gentle sputter-deposition
of an amorphous Al2O3 gate insulator enabled us to avoid deterioration of the interface
substantially. We tried to extend this technique to the ”pretreated” surface of KTaO3 single
crystals, and successfully fabricated FET devices with distinguished characteristics. By fol-
lowing a simple pretreatment procedure of the surface,the FET characteristics became quite
reproducible. These Al2O3/KTaO3 FETs show an n-type behavior with an ON/OFF ratio
of 104 (at a drain voltage VDS = 1 V ) and a field effect mobility µFE of 0.4 cm
2/Vs at room
temperature. These values are much better than those of the Al2O3/SrTiO3 FET reported
previously.4
Single crystal substrates of KTaO3 with dimensions of 10× 10× 0.5mm were used. The
surface was polished by the vendor.9 Before the fabrication of devices, the substrate was
annealed at high temperatures, as described later. The structure and fabrication of the
device were essentially the same as those in our Al2O3/SrTiO3 FET(Ref.[4]). Al metal with
a thickness of 20 nm, which forms the source and drain electrodes, was thermally evaporated
onto the (001) surface of KTaO3 through a Ni stencil mask. Then, an insulating layer of
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amorphous Al2O3 with a thickness of 50 nm was deposited by a radio-frequency magnetron
sputtering at a deposition rate of 2.5 A˚/min. Finally, a gold wire was attached on the top
of the insulating layer by conducting gold paint. In overhead view, the gold paint covers
the entire channel region to act as a gate electrode. The channel length L of the device
was 100µm and the width W = 400µm. All the measurements were carried out using an
Agilent Technologies 4155C semiconductor parametric analyzer.
Figure 1 (a) shows the drain-source voltage (VDS)-current (IDS) curves for various gate
voltages VGS of the device fabricated on the KTaO3 single crystal ( see the discussion of the
surface treatment below). The data were taken at room temperature. The device performed
as an n-type and accumulation-type FET. By applying positive VGS, IDS is greatly enhanced,
whilst for negative VGS, no enhancement of IDS was observed until the gate breakdown. A
clear saturation of IDS (pinch-off) was observed at high VDS. It is worth mentioning that
the ON/OFF ratio, defined as the ratio between IDS for VGS = 0V and 5V, exceeds 10
4 for
VDS = 1V. This is two orders of magnitude larger than the best value achieved to date with
SrTiO3 FET. Using the general definition,
µFE ≡
∂IDS
∂VGS
(
L
CiWVDS
)
,
we obtain µFE = 0.4 cm
2/Vs at VGS = 5V from the IDS-VGS curve for VDS = 1V shown in
Fig. 3. Here, Ci = 0.16µF/cm
2 is the capacitance per unit area of the Al2O3 gate insulator.
The deduced value of µFE is much higher than the best value of our Al2O3/SrTiO3 FET.
It should be noted that not only the performance of the device but also the reproducibility
was much better in Al2O3/KTaO3 FET than in Al2O3/SrTiO3 FET. This is because a high-
quality surface can be easily obtained on KTaO3 single crystals by a simple heat treatment.
We speculate that the lower sublimation energy of the KTaO3 surface than is reported
with the SrTiO3 surface plays an important role in preparing high-quality surfaces in the
annealing process. Figure 2 demonstrates the surface morphology of the KTaO3 single
crystal with various heat treatments as observed by atomic force microscopy (AFM). In
a sample with no heat treatment (“virgin sample”), no structure is observed as seen in
Fig. 2(a). Annealing at low temperature below 650 ◦C for one hour in flowing pure oxygen
of 50 sccm at a total pressure of 1atm resulted in the formation of small islands and shallow
holes (Fig. 2(b)). When annealed at 700 ◦C, we observed flat terraces and steps of single
unit-cell height as shown in Fig. 2 (c). This so-called step-and-terrace structure is viewed as
3
an evidence for high quality of surface. High temperature annealing above 750 ◦C resulted
in the disappearance of step-and-terrace structure, as well as in the formation of plate-like
grains. A clear FET performance comparable to those in Fig. 1 was reproducibly observed
only in devices fabricated on the step-and-terrace surface.
The relatively high mobility of the Al2O3/KTaO3 n-channel FET motivated us to study
the field effect at low temperatures. To see the temperature dependence of µFE, the IDS-
VGS characteristics for VDS = 1V were measured with decreasing temperature from 270K
to 200K. For the data in Fig.3 (a), we use the same device as used for the data in Fig.1.
The maximum limit of the applied gate voltage at each temperature was such that the gate
leakage current could not exceed 10 pico-amperes. In Fig. 3(a), it is clear that the slope of
the IDS − VGS curve for a given IDS is almost independent of temperature. Shifting each
IDS-VGS curves by V
∗
GS ≡ VGS(IDS = 100 nA), as seen in the inset of Fig. 3(a), all the IDS-VGS
curves coincide well with each other, indicating that the apparent temperature dependence
of the observed IDS-VDS curves has been essentially caused by the temperature dependence of
V ∗GS. This temperature dependence of V
∗
GS has been plotted in the upper panel of Fig. 3(b).
The origin of this strong temperature dependence is as yet unclear.10
The lower panel of Fig. 3(b) shows µFE as a function of temperature. Since the mobile
carrier density at the interface is in general proportional to an “effective” gate voltage V effGS ≡
VGS − V
∗
GS, µFE at several values of V
eff
GS are plotted. All the µFE are almost independent of
temperature at least down to 200 K. Indeed, we found that the IDS-VDS curves at 300K and
250K for the same V effGS are almost identical, confirming the temperature independence of
µFE. We also note that µFE shows an increase with increasing V
eff
GS , which might be caused
by a rapid increase in the mobile carrier density at the interface.
These results indicate the formation of metallic channel layers at high enough gate volt-
ages and thus the possibility of superconductivity at cryogenic temperature as seen in bulk
SrTiO3 is worth exploring further. Unfortunately, IDS becomes diminishingly small below a
characteristic temperature T ∗ (≃ 200K), and we could not estimate µFE below T
∗. This is
because with decreasing temperature below T ∗, V ∗GS becomes so large that we cannot apply
VGS near V
∗
GS without a risk of destructive breakdown of the gate insulator. Even in this
temperature range, however, when a critically large VGS is applied, we observe a nonlinear
increase of IDS upon increasing VDS and thus enabling IDS to be detected, as seen in the
IDS-VDS curves in Fig. 1(c). This non-linear increase of IDS as a function of VDS indicates
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that the current injection to the channel is becoming blocked at lower temperature, presum-
ably due to the formation of a Schottky barrier at the interface between KTaO3 and the Al
electrodes.
In summary, we have demonstrated that KTaO3 is one of the most promising materi-
als for perovskite FET technology. The FET fabricated on the heat-treated surface of a
KTaO3 single crystal showed accumulation-type behavior and reproducible n-channel tran-
sistor characteristics with µFE > 0.4 cm
2/Vs and an ON/OFF ratio greater than 104 at room
temperature. These specifications are substantially better than those of the best SrTiO3
FET reported so far. We believe this success of the Al2O3/KTaO3 FET strongly inspires fu-
ture research into oxide electronics. At the very least, this technique can be easily extended
to a group of perovskite-related oxides with which a variety of doping induced phenomena
possibly give rise to novel functional devices. Moreover,the temperature-independent µFE
suggests that by suppressing the increase of V∗GS at low temperature unexplored metallic
state at the Al2O3/KTaO3 interface will be investigated possibly in the light of low energy
phenomena of carrier-injected KTaO3.
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FIG. 1: (a) Drain-source current IDS plotted against the drain-source bias VDS of the Al2O3/KTaO3
FET for various gate voltages VGS. The KTaO3 single crystal was annealed at 700
◦C prior to the
device fabrication. (b)-(d) IDS-VDS plot of the same device at lower temperatures of (a) 300K
(b) 200K (c) 150K (d) 100K. V ∗GS at which IDS reached 100 nA was 10.5V at 200K (see text for
details).
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FIG. 2: (a) An atomic force microscopic (AFM) image of the polished (100) surface of a KTaO3
single crystal before annealing. Neither steps nor terraces were observed. (b)-(d) AFM images of
the surface of a KTaO3 single crystal annealed at (b) 600, (c) 700, and (d) 750
◦C. Flat terraces
and steps with a height of one unit cell (0.4 nm) were observed in Fig.2(c). (e) The gate-source
bias VGS dependence of the drain-source current IDS for a fixed drain-source bias VDS = +1V. The
device was fabricated on the polished KTaO3 single crystal. IDS did not increase by applying gate
bias up to the breakdown. (f) VGS dependence of IDS for VDS = 1V for the device fabricated on
the KTaO3 single crystal annealed at 700
◦C. Application of a positive gate bias greatly enhances
IDS.
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FIG. 3: (a) The VGS dependence of IDS for a fixed VDS of +1V at various temperatures below
300K. The device was the same one as used in Fig.1 (a). The data at 300K (diamonds) were
deduced from Fig.1 (a) using a least-squared curve fitting routine (thin line). The horizontal
dashed line corresponds to IDS of 100 nA. The inset shows IDS replotted against the effective gate
bias V effGS ≡ VGS − V
∗
GS. V
∗
GS is defined as VGS for IDS of 100nA. The IDS-VGS curves at every
temperatures are very similar, and thus can hardly be distinguished in this plot. (b) The upper
panel shows V ∗GS as a function of the temperature. The lower panel shows the field-effect mobility
µFE for V
eff
GS of -2V, -1V, 0V, and 1V as a function of temperature.
9
